IMPROVING THE QUALITY OF THE 3-PHASE INVERTER USING A 5-LEVEL NEUTRAL POINT CLAMPED INVERTER TECHNIQUE COMBINED WITH THE SINUSOIDAL PULSE-WIDTH MODULATION
Article Sidebar
Published:
Sep 6, 2024
Keywords:
five-level inverter, multilevel inverter, NPC inverter, seven-level inverter, singlephase Inverter
Main Article Content
Abstract
The use of renewable energy sources is a global trend, aiming to limit the use of fossil energy sources that pollute the environment. Inverters are very important devices used in renewable energy conversion systems. Therefore, improving the quality of inverters is an issue that is receiving a lot of attention and research. This paper focuses on the solution to improve the quality of 3-phase inverters using the neutral point clamped (NPC)-5 level inverter technique combined with the sinusoidal pulsewidth modulation (SinPWM) technique. One of the highlight points of this study is that it has successfully reduced the number of switching times and eliminated the common-mode voltage (CMV). The simulation results have shown that
the proposed technique has achieved excellent and feasible results, thereby the inverter quality is significantly improved.
Downloads
Download data is not yet available.
Article Details
How to Cite
1.
Dang P, Pham H. IMPROVING THE QUALITY OF THE 3-PHASE INVERTER USING A 5-LEVEL NEUTRAL POINT CLAMPED INVERTER TECHNIQUE COMBINED WITH THE SINUSOIDAL PULSE-WIDTH MODULATION. journal [Internet]. 6Sep.2024 [cited 18Oct.2024];14(3). Available from: https://journal.tvu.edu.vn/index.php/journal/article/view/4291
Section
Articles
References
[1] Afshin B, Saleh D, Farzad S, Miguel H, Yao
LC. A review on multilevel inverter topologies.
Emerging Science Journal. 2022;6(1): 185–200.
https://www.doi.org/10.28991/ESJ-2022-06-01-014.
[2] Seyezhai R, Kalpana B, Vasanthi J. Design and development of hybrid multilevel inverter employing dual
reference modulation technique for fuel cell applications. International Journal of Power Electronics
and Drive System (IJPEDS). 2011;1(2): 104–112.
http://dx.doi.org/10.11591/ijpeds.v1i2.99.
[3] Bhargava V, Sinha SK, M, Dave MP. A comparative
modeling analysis of optimized multilevel inverter
topologies with reduced device count for SPV and
wind integration. In: 2019 6th International Conference on Signal Processing and Integrated Networks
(SPIN). Noida, India: IEEE Publisher; 2019. p.1125–
1130. https://doi.org/10.1109/SPIN.2019.8711761
[4] Zhang Z, Li Z, Kazmierkowski MP, Rodríguez J,
Kennel R. Robust predictive control of three-level
NPC back-to-back power converter PMSG wind turbine systems with revised predictions. IEEE Transactions on Power Electronics. 2018;33(11): 9588–9598.
https://doi.org/10.1109/TPEL.2018.2796093.
[5] Yadav AK, Gopakumar K, Raj KR, Umanand
L, Matsuse K, Kubota H. Instantaneous balancing of neutral-point voltages for stacked DClink capacitors of a multilevel inverter for dualinverter-fed induction motor drives. IEEE Transactions on Power Electronics. 2019;34(3): 2505–2514.
http://dx.doi.org/10.1109/TPEL.2018.2837680.
[6] Pires VF, Cordeiro A, Foito D, Silva JF. Three-phase
multilevel inverter for grid-connected distributed photovoltaic systems based in three three-phase twolevel inverters. Solar Energy. 2018;174: 1026–1034.
https://doi.org/10.1016/j.solener.2018.09.083.
[7] Sahu MK, Malla JMR, Biswal M, Behera S.
THD analysis and comparison of different cascaded multilevel inverters for improving the quality of energy. International Journal of Applied
Engineering Research. 2019;14(10): 2422–2429.
http://dx.doi.org/10.2139/ssrn.3358061.
[8] Badoni M, Singh A, Singh B. Adaptive recursive inverse-based control algorithm for shunt active
power filter. IET Power Electronics. 2016;9(5): 1053–
1064. https://doi.org/10.1049/iet-pel.2015.0170.
[9] Anand R, Balaji SM. A novel simulated multilevel inverter topology with minimal switches. International
Journal of Engineering & Technology. 2018;7(1.2):
205–210. https://doi.org/10.14419/ijet.v7i1.2.9067.
[10] Zha X, Xiong L, Gong J, Liu F. Cascaded multilevel
converter for medium-voltage motor drive capable of
regenerating with part of cells. IET Power Electronics.
2014;7(5): 1313–1320. https://doi.org/10.1049/ietpel.2013.0555.
[11] Zhang X, Boroyevich D, Burgos R, Mattavelli
P, Wang F. Impact and compensation of dead
time on CMV elimination modulation for neutralpoint-clamped three-phase inverters. In: 2013
IEEE ECCE Asia Downunder. Melbourne, VIC,
Australia: IEEE Publisher; 2013. p.1016–1022.
https://doi.org/10.1109/ECCE-Asia.2013.6579232.
[12] Dan ZH, Jie WA. An asymmetry cascaded multilevel inverter with hybrid power supply. Journal of
Shanghai Jiaotong University. 2018;52(2): 207–213.
https://doi.org/10.16183/j.cnki.jsjtu.2018.02.013.
[13] Kim HJ, Lee HD, Sul SK. A new PWM strategy
for common-mode voltage reduction in neutral-pointclamped inverter-fed AC motor drives. IEEE Transactions on Industry Applications. 2001;37(6): 1840–
1845. https://doi.org/10.1109/28.968199.
[14] Tang X, Lai C, Liu Z, Zhang M. A SVPWM
to eliminate common-mode voltage for multilevel inverters. Energies. 2017;10(5): 715–726.
https://doi.org/10.3390/en10050715.
[15] Hai QT, Ly LT, Anh TV. New carrier PWM technique
to reduce common-mode voltage in three phase five
level cascade inverter. Journal of Science & Technology. 2019;54: 10–15.
[16] Kim HJ, Son YD, Kang JB, Lee JY, Kim
JM. The common-mode voltage reduction method
for two-stage power conversion system. In: 2023
IEEE Vehicle Power and Propulsion Conference
(VPPC). Milan, Italy: IEEE Publisher; 2023. p.1–5.
https://doi.org/10.1109/VPPC60535.2023.10403369.
[17] Xu X, Wu M, Wang K, Zheng Z, Deng Z,
Li YW, et al. A simple method for commonmode voltage reduction and neutral-point potential
balance of back-to-back three-level NPC converters. IEEE Journal of Emerging and Selected Topics in Power Electronics. 2024;12(3): 2855–2869.
https://doi.org/10.1109/JESTPE.2024.3374088.
[18] Guo F, Diab AM, Yeoh SS, Yang T, Bozhko
S, Wheeler P, et al. An advanced dual-carrierbased multi-optimized pwm strategy of threelevel neutral-point-clamped converters for moreelectric-aircraft applications. IEEE Transactions
on Energy Conversion. 2024;39(1): 356–367.
https://doi.org/10.1109/TEC.2023.3312599.
LC. A review on multilevel inverter topologies.
Emerging Science Journal. 2022;6(1): 185–200.
https://www.doi.org/10.28991/ESJ-2022-06-01-014.
[2] Seyezhai R, Kalpana B, Vasanthi J. Design and development of hybrid multilevel inverter employing dual
reference modulation technique for fuel cell applications. International Journal of Power Electronics
and Drive System (IJPEDS). 2011;1(2): 104–112.
http://dx.doi.org/10.11591/ijpeds.v1i2.99.
[3] Bhargava V, Sinha SK, M, Dave MP. A comparative
modeling analysis of optimized multilevel inverter
topologies with reduced device count for SPV and
wind integration. In: 2019 6th International Conference on Signal Processing and Integrated Networks
(SPIN). Noida, India: IEEE Publisher; 2019. p.1125–
1130. https://doi.org/10.1109/SPIN.2019.8711761
[4] Zhang Z, Li Z, Kazmierkowski MP, Rodríguez J,
Kennel R. Robust predictive control of three-level
NPC back-to-back power converter PMSG wind turbine systems with revised predictions. IEEE Transactions on Power Electronics. 2018;33(11): 9588–9598.
https://doi.org/10.1109/TPEL.2018.2796093.
[5] Yadav AK, Gopakumar K, Raj KR, Umanand
L, Matsuse K, Kubota H. Instantaneous balancing of neutral-point voltages for stacked DClink capacitors of a multilevel inverter for dualinverter-fed induction motor drives. IEEE Transactions on Power Electronics. 2019;34(3): 2505–2514.
http://dx.doi.org/10.1109/TPEL.2018.2837680.
[6] Pires VF, Cordeiro A, Foito D, Silva JF. Three-phase
multilevel inverter for grid-connected distributed photovoltaic systems based in three three-phase twolevel inverters. Solar Energy. 2018;174: 1026–1034.
https://doi.org/10.1016/j.solener.2018.09.083.
[7] Sahu MK, Malla JMR, Biswal M, Behera S.
THD analysis and comparison of different cascaded multilevel inverters for improving the quality of energy. International Journal of Applied
Engineering Research. 2019;14(10): 2422–2429.
http://dx.doi.org/10.2139/ssrn.3358061.
[8] Badoni M, Singh A, Singh B. Adaptive recursive inverse-based control algorithm for shunt active
power filter. IET Power Electronics. 2016;9(5): 1053–
1064. https://doi.org/10.1049/iet-pel.2015.0170.
[9] Anand R, Balaji SM. A novel simulated multilevel inverter topology with minimal switches. International
Journal of Engineering & Technology. 2018;7(1.2):
205–210. https://doi.org/10.14419/ijet.v7i1.2.9067.
[10] Zha X, Xiong L, Gong J, Liu F. Cascaded multilevel
converter for medium-voltage motor drive capable of
regenerating with part of cells. IET Power Electronics.
2014;7(5): 1313–1320. https://doi.org/10.1049/ietpel.2013.0555.
[11] Zhang X, Boroyevich D, Burgos R, Mattavelli
P, Wang F. Impact and compensation of dead
time on CMV elimination modulation for neutralpoint-clamped three-phase inverters. In: 2013
IEEE ECCE Asia Downunder. Melbourne, VIC,
Australia: IEEE Publisher; 2013. p.1016–1022.
https://doi.org/10.1109/ECCE-Asia.2013.6579232.
[12] Dan ZH, Jie WA. An asymmetry cascaded multilevel inverter with hybrid power supply. Journal of
Shanghai Jiaotong University. 2018;52(2): 207–213.
https://doi.org/10.16183/j.cnki.jsjtu.2018.02.013.
[13] Kim HJ, Lee HD, Sul SK. A new PWM strategy
for common-mode voltage reduction in neutral-pointclamped inverter-fed AC motor drives. IEEE Transactions on Industry Applications. 2001;37(6): 1840–
1845. https://doi.org/10.1109/28.968199.
[14] Tang X, Lai C, Liu Z, Zhang M. A SVPWM
to eliminate common-mode voltage for multilevel inverters. Energies. 2017;10(5): 715–726.
https://doi.org/10.3390/en10050715.
[15] Hai QT, Ly LT, Anh TV. New carrier PWM technique
to reduce common-mode voltage in three phase five
level cascade inverter. Journal of Science & Technology. 2019;54: 10–15.
[16] Kim HJ, Son YD, Kang JB, Lee JY, Kim
JM. The common-mode voltage reduction method
for two-stage power conversion system. In: 2023
IEEE Vehicle Power and Propulsion Conference
(VPPC). Milan, Italy: IEEE Publisher; 2023. p.1–5.
https://doi.org/10.1109/VPPC60535.2023.10403369.
[17] Xu X, Wu M, Wang K, Zheng Z, Deng Z,
Li YW, et al. A simple method for commonmode voltage reduction and neutral-point potential
balance of back-to-back three-level NPC converters. IEEE Journal of Emerging and Selected Topics in Power Electronics. 2024;12(3): 2855–2869.
https://doi.org/10.1109/JESTPE.2024.3374088.
[18] Guo F, Diab AM, Yeoh SS, Yang T, Bozhko
S, Wheeler P, et al. An advanced dual-carrierbased multi-optimized pwm strategy of threelevel neutral-point-clamped converters for moreelectric-aircraft applications. IEEE Transactions
on Energy Conversion. 2024;39(1): 356–367.
https://doi.org/10.1109/TEC.2023.3312599.